Change subject: soc/intel/cannonlake: add uart.c to verstage
......................................................................
--
To view, visit
https://review.coreboot.org/21410
To unsubscribe, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I2d420ff7437d25a596ee9a120964f8d4bc413bc4
Gerrit-Change-Number: 21410
Gerrit-PatchSet: 3
Gerrit-Owner: Nick Vaccaro
nvaccaro@google.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Lijian Zhao
lijian.zhao@intel.com
Gerrit-Reviewer: Nick Vaccaro
nvaccaro@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Wed, 06 Sep 2017 04:58:02 +0000
Gerrit-HasComments: No