[S] Change in coreboot[master]: mb/google/nissa/var/xivu: Add Hynix new memory support

[Ian Feng (Code Review)]

Ian Feng has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/69312 )

Change subject: mb/google/nissa/var/xivu: Add Hynix new memory support
......................................................................

mb/google/nissa/var/xivu: Add Hynix new memory support

Add new ram_id:0 (0000) for memory part H9JCNNNCP3MLYR-N6E.

DRAM Part Name                 ID to assign
H9JCNNNCP3MLYR-N6E             0 (0000)

BUG=b:257867226
TEST=Use part_id_gen to generate related settings and
emerge-nissa coreboot

Signed-off-by: Ian Feng 
Change-Id: If663afbcd2e0457636f4a1c7475f1e3e40f0dd96
---
M src/mainboard/google/brya/variants/xivu/memory/Makefile.inc
M src/mainboard/google/brya/variants/xivu/memory/dram_id.generated.txt
M src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt
3 files changed, 22 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/12/69312/1

diff --git a/src/mainboard/google/brya/variants/xivu/memory/Makefile.inc b/src/mainboard/google/brya/variants/xivu/memory/Makefile.inc
index 8535997..8487277 100644
--- a/src/mainboard/google/brya/variants/xivu/memory/Makefile.inc
+++ b/src/mainboard/google/brya/variants/xivu/memory/Makefile.inc
@@ -4,7 +4,7 @@
 # ./util/spd_tools/bin/part_id_gen ADL lp5 src/mainboard/google/brya/variants/xivu/memory/ src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt

SPD_SOURCES =
-SPD_SOURCES += spd/lp5/set-0/spd-2.hex      # ID = 0(0b0000)  Parts = MT62F1G32D4DR-031 WT:B
+SPD_SOURCES += spd/lp5/set-0/spd-2.hex      # ID = 0(0b0000)  Parts = MT62F1G32D4DR-031 WT:B, H9JCNNNCP3MLYR-N6E
 SPD_SOURCES += spd/lp5/set-0/spd-1.hex      # ID = 1(0b0001)  Parts = MT62F512M32D2DR-031 WT:B, H9JCNNNBK3MLYR-N6E
 SPD_SOURCES += spd/lp5/set-0/spd-3.hex      # ID = 2(0b0010)  Parts = K3LKBKB0BM-MGCP
 SPD_SOURCES += spd/lp5/set-0/spd-6.hex      # ID = 3(0b0011)  Parts = K3LKCKC0BM-MGCP
diff --git a/src/mainboard/google/brya/variants/xivu/memory/dram_id.generated.txt b/src/mainboard/google/brya/variants/xivu/memory/dram_id.generated.txt
index 579a4fa..a462e5f 100644
--- a/src/mainboard/google/brya/variants/xivu/memory/dram_id.generated.txt
+++ b/src/mainboard/google/brya/variants/xivu/memory/dram_id.generated.txt
@@ -7,5 +7,6 @@
 MT62F1G32D4DR-031 WT:B         0 (0000)
 MT62F512M32D2DR-031 WT:B       1 (0001)
 H9JCNNNBK3MLYR-N6E             1 (0001)
+H9JCNNNCP3MLYR-N6E             0 (0000)
 K3LKBKB0BM-MGCP                2 (0010)
 K3LKCKC0BM-MGCP                3 (0011)
diff --git a/src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt b/src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt
index 2d8f7be..6d01c57 100644
--- a/src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt
+++ b/src/mainboard/google/brya/variants/xivu/memory/mem_parts_used.txt
@@ -12,5 +12,6 @@
 MT62F1G32D4DR-031 WT:B
 MT62F512M32D2DR-031 WT:B
 H9JCNNNBK3MLYR-N6E
+H9JCNNNCP3MLYR-N6E
 K3LKBKB0BM-MGCP
 K3LKCKC0BM-MGCP