Change in coreboot[master]: soc/intel/alderlake: Enable PCH USB2 Phy power gating

Show replies by date

704
days inactive
704
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Sridhar Siricilla (Code Review)