[S] Change in coreboot[master]: soc/intel/cmn: Clear interrupt status after HECI-1 has been received

Show replies by date

566
days inactive
566
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Sridhar Siricilla (Code Review)