Attention is currently required from: Tim Wawrzynczak, Patrick Rudolph.
Tracy Wu has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/59081 )
Change subject: soc/intel/common/block/pcie: Add ADL-P CPU PCIe Device IDs
......................................................................
Patch Set 2:
(1 comment)
Patchset:
PS2:
couple questions: […]
Yes, per FSP code and confirmed with our PCIe team, they are the same.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/59081
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Idc8a09b0579e1e6053ed2e35b7556a180a5f0088
Gerrit-Change-Number: 59081
Gerrit-PatchSet: 2
Gerrit-Owner: Tracy Wu
tracy.wu@intel.corp-partner.google.com
Gerrit-Reviewer: EricR Lai
ericr_lai@compal.corp-partner.google.com
Gerrit-Reviewer: Kane Chen
kane.chen@intel.corp-partner.google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Attention: Patrick Rudolph
siro@das-labor.org
Gerrit-Comment-Date: Thu, 11 Nov 2021 05:33:21 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-MessageType: comment