Change in coreboot[master]: soc/intel/jasperlakelake: Rename pch_init() code

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/43479 )

Change subject: soc/intel/jasperlakelake: Rename pch_init() code
......................................................................

soc/intel/jasperlakelake: Rename pch_init() code

Rename the pch_init function to bootblock_pch_init and romstage_pch_init
according to the stage it is defined in.

TEST=Able to build and boot Waddledoo successfully.

Signed-off-by: Usha P 
Change-Id: Iaa0a41f3b5972251d6cd9359bbb46d392196b2e2
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43479
Tested-by: build bot (Jenkins) 
Reviewed-by: Angel Pons 
---
M src/soc/intel/jasperlake/bootblock/bootblock.c
M src/soc/intel/jasperlake/bootblock/pch.c
M src/soc/intel/jasperlake/include/soc/bootblock.h
M src/soc/intel/jasperlake/include/soc/romstage.h
M src/soc/intel/jasperlake/romstage/pch.c
M src/soc/intel/jasperlake/romstage/romstage.c
6 files changed, 6 insertions(+), 6 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Angel Pons: Looks good to me, approved

diff --git a/src/soc/intel/jasperlake/bootblock/bootblock.c b/src/soc/intel/jasperlake/bootblock/bootblock.c
index e7d97c5..96e6268 100644
--- a/src/soc/intel/jasperlake/bootblock/bootblock.c
+++ b/src/soc/intel/jasperlake/bootblock/bootblock.c
@@ -25,7 +25,7 @@
 void bootblock_soc_init(void)
 {
    report_platform_info();
-	pch_init();
+	bootblock_pch_init();

/* Programming TCO_BASE_ADDRESS and TCO Timer Halt */
    tco_configure();
diff --git a/src/soc/intel/jasperlake/bootblock/pch.c b/src/soc/intel/jasperlake/bootblock/pch.c
index f73c57b..1260bc8 100644
--- a/src/soc/intel/jasperlake/bootblock/pch.c
+++ b/src/soc/intel/jasperlake/bootblock/pch.c
@@ -142,7 +142,7 @@
    pch_enable_lpc();
 }

-void pch_init(void)
+void bootblock_pch_init(void)
 {
    /*
     * Enabling ABASE for accessing PM1_STS, PM1_EN, PM1_CNT,
diff --git a/src/soc/intel/jasperlake/include/soc/bootblock.h b/src/soc/intel/jasperlake/include/soc/bootblock.h
index c8adc03..413ae4f 100644
--- a/src/soc/intel/jasperlake/include/soc/bootblock.h
+++ b/src/soc/intel/jasperlake/include/soc/bootblock.h
@@ -8,7 +8,7 @@
 void bootblock_pch_early_init(void);

/* Bootblock post console init programming */
-void pch_init(void);
+void bootblock_pch_init(void);
 void pch_early_iorange_init(void);
 void report_platform_info(void);

diff --git a/src/soc/intel/jasperlake/include/soc/romstage.h b/src/soc/intel/jasperlake/include/soc/romstage.h
index bd6096b..baa35c5 100644
--- a/src/soc/intel/jasperlake/include/soc/romstage.h
+++ b/src/soc/intel/jasperlake/include/soc/romstage.h
@@ -9,7 +9,7 @@
 bool mainboard_get_dram_part_num(const char **part_num, size_t *len);
 void mainboard_memory_init_params(FSPM_UPD *mupd);
 void systemagent_early_init(void);
-void pch_init(void);
+void romstage_pch_init(void);

/* Board type */
 enum board_type {
diff --git a/src/soc/intel/jasperlake/romstage/pch.c b/src/soc/intel/jasperlake/romstage/pch.c
index 9fd8a1e..d3c2554 100644
--- a/src/soc/intel/jasperlake/romstage/pch.c
+++ b/src/soc/intel/jasperlake/romstage/pch.c
@@ -3,7 +3,7 @@
 #include <intelblocks/smbus.h>
 #include <soc/romstage.h>

-void pch_init(void)
+void romstage_pch_init(void)
 {
    /* Program SMBUS_BASE_ADDRESS and Enable it */
    smbus_common_init();
diff --git a/src/soc/intel/jasperlake/romstage/romstage.c b/src/soc/intel/jasperlake/romstage/romstage.c
index 5463238..db014ea 100644
--- a/src/soc/intel/jasperlake/romstage/romstage.c
+++ b/src/soc/intel/jasperlake/romstage/romstage.c
@@ -131,7 +131,7 @@
    /* Program MCHBAR, DMIBAR, GDXBAR and EDRAMBAR */
    systemagent_early_init();
    /* Program PCH init */
-	pch_init();
+	romstage_pch_init();
    /* initialize Heci interface */
    heci_init(HECI1_BASE_ADDRESS);