[M] Change in coreboot[main]: soc/intel/xeon_sp: Improve PCI INTx IRQ routing for Gen6

[Angel Pons (Code Review)]

Attention is currently required from: Christian Walter, Johnny Lin, Jonathan Zhang, Patrick Rudolph, Paul Menzel, Shuo Liu, Tim Chu, [e-mail].

Angel Pons has posted comments on this change by Shuo Liu. ( https://review.coreboot.org/c/coreboot/+/85153?usp=email )

The change is no longer submittable: All-Comments-Resolved is unsatisfied now.

Change subject: soc/intel/xeon_sp: Improve PCI INTx IRQ routing for Gen6
......................................................................

Patch Set 12:

(1 comment)

File src/soc/intel/xeon_sp/lpc_gen6.c:

https://review.coreboot.org/c/coreboot/+/85153/comment/52832ce4_e4a113f6?usp... :
PS12, Line 52: BIOS_ERR
Is this an error?