[XS] Change in coreboot[main]: mb/siemens/mc_ehl2: Limit eMMC speed mode to DDR50 - coreboot-gerrit

8 Jan 2025


      Attention is currently required from: Mario Scheithauer, Werner Zeh.
Uwe Poeche has posted comments on this change by Mario Scheithauer. ( https://review.coreboot.org/c/coreboot/+/85881?usp=email )
Change subject: mb/siemens/mc_ehl2: Limit eMMC speed mode to DDR50
......................................................................
Patch Set 1: Code-Review+1
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/85881?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email

Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I668bb5b0b3197497920b36bcf283c25d2a0c00ba
Gerrit-Change-Number: 85881
Gerrit-PatchSet: 1
Gerrit-Owner: Mario Scheithauer mario.scheithauer@siemens.com
Gerrit-Reviewer: Uwe Poeche uwe.poeche@siemens.com
Gerrit-Reviewer: Werner Zeh werner.zeh@siemens.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Mario Scheithauer mario.scheithauer@siemens.com
Gerrit-Attention: Werner Zeh werner.zeh@siemens.com
Gerrit-Comment-Date: Wed, 08 Jan 2025 06:01:26 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes