Change in coreboot[master]: WIP: soc/mediatek/mt8192: pmic: allow to support Vreq for scp

[hsin-hsiung wang (Code Review)]

Attention is currently required from: Hung-Te Lin.
hsin-hsiung wang has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/49355 )

Change subject: WIP: soc/mediatek/mt8192: pmic: allow to support Vreq for scp
......................................................................

WIP: soc/mediatek/mt8192: pmic: allow to support Vreq for scp

Add the settings of Vreq to provide the voltage of scp

BUG=none
BRANCH=none
TEST=boot asurada correctly

Signed-off-by: Hsin-Hsiung Wang 
Change-Id: I68302715ae804fed11bb54f4dfc4e90cde5224df
---
M src/soc/mediatek/mt8192/mt6359p.c
1 file changed, 7 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/55/49355/1

diff --git a/src/soc/mediatek/mt8192/mt6359p.c b/src/soc/mediatek/mt8192/mt6359p.c
index 2249915..ae44177 100644
--- a/src/soc/mediatek/mt8192/mt6359p.c
+++ b/src/soc/mediatek/mt8192/mt6359p.c
@@ -182,6 +182,13 @@
    {0x202C, 0x8, 0xC, 0},
    {0x208C, 0x100, 0xF00, 0},
    {0x209C, 0x80, 0x1E0, 0},
+	/*
+	 * BUCK_VGPU11_OP_MODE/CFG/EN
+	 * add the setting of Vreq for scp usage
+	 */
+	{0x15a0, 0x0, 0x1, 11},
+	{0x159a, 0x0, 0x1, 11},
+	{0x1594, 0x1, 0x1, 11},
 };

static const struct pmic_setting lp_setting[] = {