[L] Change in coreboot[main]: soc/intel/ptl: Add GPE1 defines

[Subrata Banik (Code Review)]

Attention is currently required from: Cliff Huang, Jérémy Compostella, Kapil Porwal, Pranava Y N.

Subrata Banik has posted comments on this change by Cliff Huang. ( https://review.coreboot.org/c/coreboot/+/84297?usp=email )

Change subject: soc/intel/ptl: Add GPE1 defines
......................................................................

Patch Set 6:

(1 comment)

File src/soc/intel/pantherlake/include/soc/gpe.h:

https://review.coreboot.org/c/coreboot/+/84297/comment/225a7b37_3eb8ee48?usp... :
PS4, Line 30: 146
> with block number:
>
> #define GEP1_BIT(blk, n) (GPE_START_NUM + (blk) * 32 + (n))
>
> #define GPE1_CNVI_BT_PME_B0 GPE1_BIT(0, 18) // 146 -> _L92 
> ...

if you are passing BLK and `N` then that has to be a further macro and not magic number `18`, otherwise no one will able to understand what does 18 mean here.