Change in coreboot[master]: drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E

[Ben Chuang (Code Review)]

Ben Chuang has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/62917 )

Change subject: drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E
......................................................................

drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E

Add an option to set L1 entry delay to Max for GL9763E. The L1 entry delay will
be changed to expected value by sdhci-pci-gli driver in Linux.

BUG=b:220079865
TEST=Verify GL9763 L1 entry delay is Max in coreboot

Change-Id: I19d4dfb7b873d09ff30ad4d2d63b876047c21601
Signed-off-by: Ben Chuang 
---
M src/drivers/genesyslogic/gl9763e/Kconfig
M src/drivers/genesyslogic/gl9763e/gl9763e.c
M src/drivers/genesyslogic/gl9763e/gl9763e.h
3 files changed, 14 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/17/62917/1

diff --git a/src/drivers/genesyslogic/gl9763e/Kconfig b/src/drivers/genesyslogic/gl9763e/Kconfig
index c254707..555ad91 100644
--- a/src/drivers/genesyslogic/gl9763e/Kconfig
+++ b/src/drivers/genesyslogic/gl9763e/Kconfig
@@ -1,2 +1,8 @@
 config DRIVERS_GENESYSLOGIC_GL9763E
-	bool
+	bool "Genesys Logic GL9763E"
+	default n
+
+config DRIVERS_GENESYSLOGIC_GL9763E_L1_MAX
+	bool "Set L1 entry delay to MAX"
+	depends on DRIVERS_GENESYSLOGIC_GL9763E
+	default n
diff --git a/src/drivers/genesyslogic/gl9763e/gl9763e.c b/src/drivers/genesyslogic/gl9763e/gl9763e.c
index 4dcfbdc..4e7be41 100644
--- a/src/drivers/genesyslogic/gl9763e/gl9763e.c
+++ b/src/drivers/genesyslogic/gl9763e/gl9763e.c
@@ -23,6 +23,12 @@
    pci_or_config32(dev, SCR, SCR_AXI_REQ);
    /* Disable L0s support */
    pci_and_config32(dev, CFG_REG_2, ~CFG_REG_2_L0S);
+
+	if (CONFIG(DRIVERS_GENESYSLOGIC_GL9763E_L1_MAX)) {
+		/* Set  L1 entry delay to MAX */
+		pci_or_config32(dev, CFG_REG_2, CFG_REG_2_L1DLY_MAX);
+	}
+
    /* Set SSC to 30000 ppm */
    pci_update_config32(dev, PLL_CTL_2, ~PLL_CTL_2_MAX_SSC_MASK, MAX_SSC_30000PPM);
    /* Enable SSC */
diff --git a/src/drivers/genesyslogic/gl9763e/gl9763e.h b/src/drivers/genesyslogic/gl9763e/gl9763e.h
index 7f5dbf9..647920c 100644
--- a/src/drivers/genesyslogic/gl9763e/gl9763e.h
+++ b/src/drivers/genesyslogic/gl9763e/gl9763e.h
@@ -14,6 +14,7 @@

#define CFG_REG_2	0x8A4
 #define   CFG_REG_2_L0S	BIT(11)
+#define   CFG_REG_2_L1DLY_MAX	(0x3FF << 19)

#define PLL_CTL		0x938
 #define   PLL_CTL_SSC	BIT(19)