Attention is currently required from: Patrick Rudolph.
Keith Hui has posted comments on this change by Keith Hui. ( https://review.coreboot.org/c/coreboot/+/82655?usp=email )
Change subject: sb/intel/bd82x6x: Allow actual USBIRx values for native USB config
......................................................................
Patch Set 3:
(1 comment)
File src/southbridge/intel/bd82x6x/early_usb.c:
https://review.coreboot.org/c/coreboot/+/82655/comment/cd18eb46_ef313371?usp... :
PS3, Line 19: 0x50
I don't understand this comment
It hints at the reason why I call for this - anything over the array's size go directly to USBIR, and the lowest value so far is 0x53.
I guess I am being too specific.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/82655?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I3d79b33bac742faa9bd4fc9852aff73fe326de4e
Gerrit-Change-Number: 82655
Gerrit-PatchSet: 3
Gerrit-Owner: Keith Hui
buurin@gmail.com
Gerrit-Reviewer: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Comment-Date: Mon, 03 Jun 2024 18:00:57 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Patrick Rudolph
patrick.rudolph@9elements.com