Attention is currently required from: Tim Wawrzynczak, Rizwan Qureshi, Angel Pons, Meera Ravindranath.
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/59392 )
Change subject: mb/intel/adlrvp: Enable CPU PCIe RP 2
......................................................................
Patch Set 2: -Code-Review
(1 comment)
File src/mainboard/intel/adlrvp/devicetree.cb:
https://review.coreboot.org/c/coreboot/+/59392/comment/0c284b43_5b63e8d4
PS2, Line 51: # Enable CPU PCIE RP 2 using CLK 3
: register "cpu_pcie_rp[CPU_RP(2)]" = "{
: .clk_req = 3,
: .clk_src = 3,
: }"
:
move this to line 91 ?
--
To view, visit
https://review.coreboot.org/c/coreboot/+/59392
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I0b8b76a5537d8b80777cb7588ce6b22281af7882
Gerrit-Change-Number: 59392
Gerrit-PatchSet: 2
Gerrit-Owner: Meera Ravindranath
meera.ravindranath@intel.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Attention: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Attention: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Attention: Angel Pons
th3fanbus@gmail.com
Gerrit-Attention: Meera Ravindranath
meera.ravindranath@intel.com
Gerrit-Comment-Date: Thu, 18 Nov 2021 18:46:00 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment