Change in coreboot[master]: soc/intel/skylake: Enable UART debug port in bootblock always

Show replies by date

2247
days inactive
2247
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Furquan Shaikh (Code Review)