Change in coreboot[master]: [WIP] soc/amd/cezanne/early_fch: add missing fch_spi_early_init call

[Felix Held (Code Review)]

Attention is currently required from: Jason Glenesk, Raul Rangel, Martin Roth, Marshall Dawson.
Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52907 )

Change subject: [WIP] soc/amd/cezanne/early_fch: add missing fch_spi_early_init call
......................................................................

Patch Set 1:

(1 comment)

Patchset:

PS1: 
I'd say that we should write those registers even though at least some registers have been set up by the psp; just to be sure that they really end up having the values we expect them to have