Attention is currently required from: Anil Kumar K, Maulik V Vaghela, Tim Wawrzynczak, Patrick Rudolph. Hello build bot (Jenkins), Maulik V Vaghela, Tim Wawrzynczak, Sridhar Siricilla, Patrick Rudolph,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/61536
to look at the new patch set (#7).
Change subject: soc/intel/alderlake: Enable USB2 port reset message on Type-C ports ......................................................................
soc/intel/alderlake: Enable USB2 port reset message on Type-C ports
This change is added to address the issue of USB3 ports downgrading to high speed during low power modes and not returning back to super speed.
The patch enables port reset event on USB2 ports. This event is is passed to USB3 upstream ports to upgrade back to super speed (USB3) after a downgrade during low power state
BUG=b:193287279 TEST=Built coreboot on Gimble and tested type A pen drive detects as super speed device
Change-Id: Iabc6f308992bf3868da66f152c6d7b0164e64bea Signed-off-by: Anil Kumar anil.kumar.k@intel.com --- M src/soc/intel/alderlake/fsp_params.c M src/soc/intel/alderlake/include/soc/usb.h 2 files changed, 5 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/36/61536/7