Change in coreboot[master]: soc/amd/picasso: Create a hybrid romstage to begin in DRAM

[Aaron Durbin (Code Review)]

Aaron Durbin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/33759 )

Change subject: soc/amd/picasso: Create a hybrid romstage to begin in DRAM
......................................................................

Patch Set 9:

(1 comment)

https://review.coreboot.org/c/coreboot/+/33759/9/src/soc/amd/picasso/reset_v... 
File src/soc/amd/picasso/reset_vector.S:

https://review.coreboot.org/c/coreboot/+/33759/9/src/soc/amd/picasso/reset_v... 
PS9, Line 111: 	.byte	0x00, 0x9b, 0xaf, 0x00
> This was to ensure the x86 can "reach" the descriptor tables immediately after reset, but allows a r […]

Do we need a romstage larger than 64KiB? If so, we can re-jigger that bit for bootblock too to ensure it gets placed close to reset vector/protected mode enry. That way, we're explicit in the dependencies.