[S] Change in coreboot[master]: soc/intel/xeon_sp/spr: Add weak method to get memory capability

Show replies by date

563
days inactive
563
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Ziang Wang (Code Review)