Attention is currently required from: Hung-Te Lin, Jianjun Wang, Yidi Lin.
Yu-Ping Wu has posted comments on this change by Yidi Lin. ( https://review.coreboot.org/c/coreboot/+/84114?usp=email )
Change subject: soc/mediatek/common/pcie: Use clr/setbits32p
......................................................................
Patch Set 2: Code-Review+2
(1 comment)
Patchset:
PS2:
Thanks. I should have noticed this when reviewing the code.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/84114?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Id99d5aafdf4d687dbe3a0bef29b148537cf58dd8
Gerrit-Change-Number: 84114
Gerrit-PatchSet: 2
Gerrit-Owner: Yidi Lin
yidilin@google.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Jianjun Wang
jianjun.wang@mediatek.com
Gerrit-Reviewer: Yu-Ping Wu
yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Hung-Te Lin
hungte@chromium.org
Gerrit-Attention: Yidi Lin
yidilin@google.com
Gerrit-Attention: Jianjun Wang
jianjun.wang@mediatek.com
Gerrit-Comment-Date: Thu, 29 Aug 2024 08:56:22 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes