Change in coreboot[master]: [wip]soc/intel/cannonlake: Add ramstage uart debug support

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21412 )

Change subject: [wip]soc/intel/cannonlake: Add ramstage uart debug support
......................................................................

Patch Set 4:

Build Failed

https://qa.coreboot.org/job/coreboot-gerrit/60108/ : ABORTED

https://qa.coreboot.org/job/coreboot-checkpatch/15344/ : SUCCESS