Attention is currently required from: Derek Huang, Tim Wawrzynczak, Zhuohao Lee.
Raymond Chung has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/68806 )
Change subject: mb/google/brya/gaelin: Change DDR4 from interleave to non-interleave
......................................................................
Patch Set 2: Code-Review+1
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/68806/comment/7dbd5da0_15bb62e9
PS1, Line 9: The brask DDR4 is set to interleave, due to the limited number of gaelin PCB layers and the traces need to be smooth, we will use non-interleave for gaelin DDR4.
Possible unwrapped commit description (prefer a maximum 72 chars per line)
Please fix.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/68806
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I34413343e3f7c283f49fbbdd277d9da39c09f9f8
Gerrit-Change-Number: 68806
Gerrit-PatchSet: 2
Gerrit-Owner: Raymond Chung
raymondchung@ami.corp-partner.google.com
Gerrit-Reviewer: Derek Huang
derekhuang@google.com
Gerrit-Reviewer: Raymond Chung
raymondchung@ami.corp-partner.google.com
Gerrit-Reviewer: Tim Wawrzynczak
inforichland@gmail.com
Gerrit-Reviewer: Zhuohao Lee
zhuohao@google.com
Gerrit-CC: Eddy Lu
eddylu@ami.corp-partner.google.com
Gerrit-CC: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Derek Huang
derekhuang@google.com
Gerrit-Attention: Tim Wawrzynczak
inforichland@gmail.com
Gerrit-Attention: Zhuohao Lee
zhuohao@google.com
Gerrit-Comment-Date: Tue, 25 Oct 2022 03:16:47 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment