[XS] Change in coreboot[main]: device/pci_ids: Add new Intel PTL device IDs for SMBUS

[Subrata Banik (Code Review)]

Subrata Banik has submitted this change. ( https://review.coreboot.org/c/coreboot/+/83512?usp=email )

Change subject: device/pci_ids: Add new Intel PTL device IDs for SMBUS
......................................................................

device/pci_ids: Add new Intel PTL device IDs for SMBUS

This patch adds new SMBUS PCI device IDs for Intel PTL-U
and PTL-H.

Additionally, updates the SMBUS driver's `pci_device_ids` list to
include these new IDs.

Source: Intel PTL-EDS vol 1. Document Number 815002, Rev 0.51 Chapter 2

BUG=b:347669091
TEST=Able to build google/fatcat.

Change-Id: I4b8b59cf4e005f0e17a25d0fbe761404dab432b3
Signed-off-by: Subrata Banik 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83512
Reviewed-by: Eric Lai 
Tested-by: build bot (Jenkins) 
Reviewed-by: Angel Pons 
---
M src/include/device/pci_ids.h
M src/soc/intel/common/block/smbus/smbus.c
2 files changed, 4 insertions(+), 2 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Angel Pons: Looks good to me, but someone else must approve
  Eric Lai: Looks good to me, approved

diff --git a/src/include/device/pci_ids.h b/src/include/device/pci_ids.h
index ce27e53..4674f7b 100644
--- a/src/include/device/pci_ids.h
+++ b/src/include/device/pci_ids.h
@@ -4454,7 +4454,8 @@
 #define PCI_DID_INTEL_RPP_P_SMBUS			0x51a3
 #define PCI_DID_INTEL_RPP_S_SMBUS			0x7a23
 #define PCI_DID_INTEL_LNL_SMBUS				0xa822
-#define PCI_DID_INTEL_PTL_SMBUS				0xe422
+#define PCI_DID_INTEL_PTL_H_SMBUS			0xe422
+#define PCI_DID_INTEL_PTL_U_H_SMBUS			0xe322

/* Intel EHCI device IDs */
 #define PCI_DID_INTEL_LPT_H_EHCI_1		0x8c26
diff --git a/src/soc/intel/common/block/smbus/smbus.c b/src/soc/intel/common/block/smbus/smbus.c
index 7f87a52..37e0cd2 100644
--- a/src/soc/intel/common/block/smbus/smbus.c
+++ b/src/soc/intel/common/block/smbus/smbus.c
@@ -49,7 +49,8 @@
 };

static const unsigned short pci_device_ids[] = {
-	PCI_DID_INTEL_PTL_SMBUS,
+	PCI_DID_INTEL_PTL_H_SMBUS,
+	PCI_DID_INTEL_PTL_U_H_SMBUS,
    PCI_DID_INTEL_LNL_SMBUS,
    PCI_DID_INTEL_MTL_SMBUS,
    PCI_DID_INTEL_RPP_P_SMBUS,