[XS] Change in coreboot[main]: mb/google/brox/var/jubilant: Enable ASPM for PCIe4 SSD of CPU

[Ren Kuo (Code Review)]

Ren Kuo has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/84279?usp=email )

Change subject: mb/google/brox/var/jubilant: Enable ASPM for PCIe4 SSD of CPU
......................................................................

mb/google/brox/var/jubilant: Enable ASPM for PCIe4 SSD of CPU

Enable ASPM of CPU PCIe4 for SSD to improve power consumption.

BUG=b:364441213
BRANCH=None
TEST="sh -c 'lspci -vvnn || lspci -nn'"
     01:00.0 Non-Volatile memory controller
     LnkCtl:	ASPM L1 Enabled

Change-Id: I4380bb8748f2847b1824e20edb19578c7aedfe4f
Signed-off-by: Ren Kuo 
---
M src/mainboard/google/brox/variants/jubilant/overridetree.cb
1 file changed, 1 insertion(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/84279/1

diff --git a/src/mainboard/google/brox/variants/jubilant/overridetree.cb b/src/mainboard/google/brox/variants/jubilant/overridetree.cb
index f6dac2f..8e8d996 100644
--- a/src/mainboard/google/brox/variants/jubilant/overridetree.cb
+++ b/src/mainboard/google/brox/variants/jubilant/overridetree.cb
@@ -276,6 +276,7 @@
    			.clk_req = 3,
    			.clk_src = 3,
    			.flags = PCIE_RP_LTR | PCIE_RP_AER,
+				.pcie_rp_aspm = ASPM_L1,
    		}"
    		probe STORAGE STORAGE_NVME
    		probe STORAGE STORAGE_UNKNOWN