[XS] Change in coreboot[main]: soc/intel/common/block: Include register offsets for POWER_CTL - coreboot-gerrit

3 Sep 2024


      Attention is currently required from: Saurabh Mishra.
Subrata Banik has posted comments on this change by Saurabh Mishra. ( https://review.coreboot.org/c/coreboot/+/84178?usp=email )
Change subject: soc/intel/common/block: Include register offsets for POWER_CTL
......................................................................
Patch Set 3: Code-Review+2
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/84178?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email

Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ief7f514c5837cb2f7c3158b67c4f6fed86796e71
Gerrit-Change-Number: 84178
Gerrit-PatchSet: 3
Gerrit-Owner: Saurabh Mishra mishra.saurabh@intel.com
Gerrit-Reviewer: Subrata Banik subratabanik@google.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Balaji Manigandan balaji.manigandan@intel.com
Gerrit-CC: Hannah Williams hannah.williams@intel.com
Gerrit-CC: Jérémy Compostella jeremy.compostella@intel.com
Gerrit-CC: Sanju Jose Thottan sanjujose.thottan@intel.com
Gerrit-CC: Saurabh Mishra mishra.saurabh@intel.corp-partner.google.com
Gerrit-Attention: Saurabh Mishra mishra.saurabh@intel.com
Gerrit-Comment-Date: Tue, 03 Sep 2024 08:11:05 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes