[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake: lock chipset BAR registers via MSR 0x2E7