Hung-Te Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44452 )
Change subject: mb/google/asurada: Fixup BOOT_DEVICE_SPI_FLASH_BUS default value
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/44452/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/44452/1//COMMIT_MSG@8
PS1, Line 8:
: The BOOT_DEVICE_SPI_FLASH_BUS default value is 0.
Asurada is using NOR SPI flash on bus 0.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/44452
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ibc269201a34968c8400d2235e8da2ecd88114975
Gerrit-Change-Number: 44452
Gerrit-PatchSet: 1
Gerrit-Owner: CK HU
ck.hu@mediatek.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Yu-Ping Wu
yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Fri, 14 Aug 2020 06:53:50 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment