28 Nov
2022
28 Nov
'22
8:58 a.m.
Attention is currently required from: Rizwan Qureshi, Krishna P Bhat D, Ronak Kanabar, Usha P.
Ashish Kumar Mishra has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/69741 )
Change subject: mb/intel/mtlrvp: Add romstage and configure LP5 memory parts ......................................................................
Set Ready For Review
--
To view, visit https://review.coreboot.org/c/coreboot/+/69741
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I15b352eb246aed23da273e56490c7094eae9d176
Gerrit-Change-Number: 69741
Gerrit-PatchSet: 6
Gerrit-Owner: Ashish Kumar Mishra ashish.k.mishra@intel.com
Gerrit-Reviewer: Krishna P Bhat D krishna.p.bhat.d@intel.com
Gerrit-Reviewer: Rizwan Qureshi rizwan.qureshi@intel.com
Gerrit-Reviewer: Ronak Kanabar ronak.kanabar@intel.com
Gerrit-Reviewer: Usha P usha.p@intel.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Balaji Manigandan balaji.manigandan@intel.com
Gerrit-CC: Haribalaraman Ramasubramanian haribalaraman.r@intel.com
Gerrit-CC: Harsha B R harsha.b.r@intel.com
Gerrit-Attention: Rizwan Qureshi rizwan.qureshi@intel.com
Gerrit-Attention: Krishna P Bhat D krishna.p.bhat.d@intel.com
Gerrit-Attention: Ronak Kanabar ronak.kanabar@intel.com
Gerrit-Attention: Usha P usha.p@intel.com
Gerrit-Comment-Date: Mon, 28 Nov 2022 06:58:14 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment