[coreboot-gerrit] Change in coreboot[master]: soc/intel/{cnl, icl}: Cache the TSEG region

[Kyösti Mälkki (Code Review)]

Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35026 )

Change subject: soc/intel/{cnl, icl}: Cache the TSEG region
......................................................................

Patch Set 6:

(1 comment)

https://review.coreboot.org/c/coreboot/+/35026/6/src/soc/intel/cannonlake/me... 
File src/soc/intel/cannonlake/memmap.c:

https://review.coreboot.org/c/coreboot/+/35026/6/src/soc/intel/cannonlake/me... 
PS6, Line 285: 	if (CONFIG(SMM_TSEG))
Conditional seems unnecssary.