[coreboot-gerrit] Change in coreboot[master]: soc/amd/cezanne,soc/intel/common: rework CPPC table generation