[coreboot-gerrit] Change in coreboot[master]: soc/intel/common/block/sata: Fix SATA detection issue between Ports 3-7

[Paul Menzel (Code Review)]

Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/41674 )

Change subject: soc/intel/common/block/sata: Fix SATA detection issue between Ports 3-7
......................................................................

Patch Set 1:

(1 comment)

The next commit should probably squashed into this one, as now all eight bits are written.

https://review.coreboot.org/c/coreboot/+/41674/1//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/41674/1//COMMIT_MSG@10 
PS1, Line 10: on Intel H-PCH.
Is there a bug report for that? Please elaborate why the range is increased.