[coreboot-gerrit] Change in coreboot[master]: cpu/intel/slot_1: Cache romstage XIP execution