[coreboot-gerrit] [M] Change in coreboot[main]: soc/intel: Allow zero values for PMC GPE0 DW registers