Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/31172 )
Change subject: soc/intel/apollolake: Update XHCI ports for GLK in ACPI tables
......................................................................
Patch Set 1: Code-Review+1
(2 comments)
https://review.coreboot.org/#/c/31172/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/#/c/31172/1//COMMIT_MSG@21
PS1, Line 21: octopus(GLK)
Add a space before the (?
https://review.coreboot.org/#/c/31172/1//COMMIT_MSG@22
PS1, Line 22: reef(APL)
Ditto.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/31172
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2d3d3690ec9ea1f6e35c38c3b3cbb82e961b7950
Gerrit-Change-Number: 31172
Gerrit-PatchSet: 1
Gerrit-Owner: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Karthik Ramasubramanian
kramasub@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Thu, 31 Jan 2019 11:06:46 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment