[coreboot-gerrit] Change in ...coreboot[master]: sifive uart: Add memory barrier instruction