Nico Huber has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/31351 )
Change subject: soc/intel/apl: Add chip.h setting for PCIe ASPM
......................................................................
Patch Set 1:
I'm actually not sure anymore if we need this sync'ed with FSP.
coreboot can make its own decisions later, it seems.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/31351
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I169722c3c63be66772cb57a429ec7b83230fa234
Gerrit-Change-Number: 31351
Gerrit-PatchSet: 1
Gerrit-Owner: Thomas Heijligen
src@posteo.de
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: Thomas Heijligen
src@posteo.de
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Tue, 12 Feb 2019 13:03:04 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment