Attention is currently required from: Angel Pons.
Sam Lewis has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44387 )
Change subject: mb/ti/beaglebone: Initialize DDR3
......................................................................
Patch Set 13:
(1 comment)
File src/mainboard/ti/beaglebone/ddr3.h:
https://review.coreboot.org/c/coreboot/+/44387/comment/a0919524_f7bdd170
PS12, Line 29: const struct ctrl_ioregs ioregs_bonelt = {
I'd avoid defining structs in headers (this can cause problems in the long run). […]
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/44387
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I692bfd913c8217a78d073d19c5344c9bb40722a8
Gerrit-Change-Number: 44387
Gerrit-PatchSet: 13
Gerrit-Owner: Sam Lewis
sam.vr.lewis@gmail.com
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Attention: Angel Pons
th3fanbus@gmail.com
Gerrit-Comment-Date: Sat, 20 Feb 2021 07:10:36 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Gerrit-MessageType: comment