[coreboot-gerrit] [XS] Change in coreboot[master]: soc/amd/stoneyridge/northbridge: reserve PCI config IO ports