[coreboot-gerrit] Change in coreboot[master]: soc/tigerlake: Add IRQ header and ACPI support for JSP

[Karthik Ramasubramanian (Code Review)]

Karthik Ramasubramanian has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38861 )

Change subject: soc/tigerlake: Add IRQ header and ACPI support for JSP
......................................................................

Patch Set 2: Code-Review+2

(3 comments)

https://review.coreboot.org/c/coreboot/+/38861/1/src/soc/intel/tigerlake/acp... 
File src/soc/intel/tigerlake/acpi/pci_irqs_jsl.asl:

https://review.coreboot.org/c/coreboot/+/38861/1/src/soc/intel/tigerlake/acp... 
PS1, Line 52: ,
> Added

Done

https://review.coreboot.org/c/coreboot/+/38861/1/src/soc/intel/tigerlake/acp... 
PS1, Line 108: ,
> Configured.

Done

https://review.coreboot.org/c/coreboot/+/38861/1/src/soc/intel/tigerlake/inc... 
File src/soc/intel/tigerlake/include/soc/irq_jsl.h:

https://review.coreboot.org/c/coreboot/+/38861/1/src/soc/intel/tigerlake/inc... 
PS1, Line 18:
> FSP configures the IRQ values. Currently, this information is picked from FSP.

Done