[coreboot-gerrit] Change in ...coreboot[master]: soc/intel/denverton_ns: Implement PCIe post config + lock

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/25442 )

Change subject: soc/intel/denverton_ns: Implement PCIe post config + lock
......................................................................

Patch Set 7:

(1 comment)

https://review.coreboot.org/#/c/25442/7/src/soc/intel/denverton_ns/lpc.c 
File src/soc/intel/denverton_ns/lpc.c:

https://review.coreboot.org/#/c/25442/7/src/soc/intel/denverton_ns/lpc.c@418 
PS7, Line 418: 	if(!relax_security)
space required before the open parenthesis '('