[coreboot-gerrit] Change in coreboot[master]: mb/{i945}: Remove 2nd write to RCBA32(V0CTL)