Hung-Te Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/36990 )
Change subject: soc/mediatek/mt8183: Use DDR clock to compute Tx delay cell
......................................................................
Patch Set 6:
(2 comments)
https://review.coreboot.org/c/coreboot/+/36990/4//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/36990/4//COMMIT_MSG@11
PS4, Line 11:
What problem does this fix?
Improved DRAM stability.
https://review.coreboot.org/c/coreboot/+/36990/4//COMMIT_MSG@15
PS4, Line 15: Signed-off-by: Huayang Duan huayang.duan@mediatek.com
Move this line below Change-Id.
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/36990
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Idf5cce206e248bb327f9a7d27c4f364ef1c68aa1
Gerrit-Change-Number: 36990
Gerrit-PatchSet: 6
Gerrit-Owner: huayang duan
huayangduan@gmail.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Julius Werner
jwerner@chromium.org
Gerrit-Reviewer: Yu-Ping Wu
yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Reviewer: huayang duan
huayangduan@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Wed, 18 Dec 2019 01:53:52 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Yu-Ping Wu
yupingso@google.com
Comment-In-Reply-To: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-MessageType: comment