[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Define Max PCIE Root Ports