[coreboot-gerrit] [XS] Change in coreboot[master]: soc/intel/xeon_sp: Use BusLimit during PCI bus allocation