Attention is currently required from: Cliff Huang, Sugnan Prabhu S.
Harsha B R has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/65977 )
Change subject: soc/intel/adl:[TEST] Enable PMC debug
......................................................................
Patch Set 5:
(1 comment)
This change is ready for review.
File src/soc/intel/common/block/tcss/tcss.c:
https://review.coreboot.org/c/coreboot/+/65977/comment/83c34a4e_49502f16
PS1, Line 427: for (i = 1; i < num_ports; i++)
This skips the init for TCP0 so that TCP0 can be used for DbC. […]
This is for testing purpose. So, resolving the comment.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/65977
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic55cb2b8337692c44838825799e0e74a6634a0d9
Gerrit-Change-Number: 65977
Gerrit-PatchSet: 5
Gerrit-Owner: Harsha B R
harsha.b.r@intel.com
Gerrit-Reviewer: Sugnan Prabhu S
sugnan.prabhu.s@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Cliff Huang
cliff.huang@intel.com
Gerrit-Attention: Cliff Huang
cliff.huang@intel.com
Gerrit-Attention: Sugnan Prabhu S
sugnan.prabhu.s@intel.com
Gerrit-Comment-Date: Wed, 23 Nov 2022 05:47:47 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Cliff Huang
cliff.huang@intel.com
Gerrit-MessageType: comment