[coreboot-gerrit] Change in ...coreboot[master]: soc/intel/cannonlake: Use CS0 for GSPI0 in FSP parameters.