29 Nov
2022
29 Nov
'22
7:10 p.m.
Attention is currently required from: Bora Guvendik, Tarun Tuli, Subrata Banik.
Jérémy Compostella has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/70165 )
Change subject: soc/intel/alderlake: Disable L1 substates for PCIe compliance test mode ......................................................................
Patch Set 1: Code-Review+1
--
To view, visit https://review.coreboot.org/c/coreboot/+/70165
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2a3b313425e00fe11f616d964f825baaef463c71
Gerrit-Change-Number: 70165
Gerrit-PatchSet: 1
Gerrit-Owner: Bora Guvendik bora.guvendik@intel.com
Gerrit-Reviewer: Bora Guvendik bora.guvendik@intel.corp-partner.google.com
Gerrit-Reviewer: Jérémy Compostella jeremy.compostella@intel.com
Gerrit-Reviewer: Subrata Banik subratabanik@google.com
Gerrit-Reviewer: Tarun Tuli taruntuli@google.com
Gerrit-CC: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Bora Guvendik bora.guvendik@intel.com
Gerrit-Attention: Tarun Tuli taruntuli@google.com
Gerrit-Attention: Subrata Banik subratabanik@google.com
Gerrit-Attention: Bora Guvendik bora.guvendik@intel.corp-partner.google.com
Gerrit-Comment-Date: Wed, 30 Nov 2022 03:10:21 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment