[coreboot-gerrit] Change in coreboot[master]: soc/amd/picasso: Cache ramstage load area