[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Fix overlapping memory address used for early GS...

[Furquan Shaikh (Code Review)]

Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47643 )

Change subject: soc/intel/tigerlake: Fix overlapping memory address used for early GSPI2 and UART bars
......................................................................

Patch Set 1:

(1 comment)

https://review.coreboot.org/c/coreboot/+/47643/1/src/soc/intel/tigerlake/Kco... 
File src/soc/intel/tigerlake/Kconfig:

https://review.coreboot.org/c/coreboot/+/47643/1/src/soc/intel/tigerlake/Kco... 
PS1, Line 169: 0xfe03e000
> Agree that we need to use single definition. […]

That is a good idea. You can also drop UART_BASE_0_ADDRESS and use CONFIG_CONSOLE_UART_BASE_ADDRESS directly in UART_BASE_0_ADDR.