[coreboot-gerrit] Change in coreboot[master]: cpu/intel/common: Extend FSB detection to cover TSC

[Name of user not set (Code Review)]

[e-mail] has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/31340 )

Change subject: cpu/intel/common: Extend FSB detection to cover TSC
......................................................................

Patch Set 10:

(1 comment)

https://review.coreboot.org/c/coreboot/+/31340/10/src/cpu/intel/common/fsb.c 
File src/cpu/intel/common/fsb.c:

https://review.coreboot.org/c/coreboot/+/31340/10/src/cpu/intel/common/fsb.c... 
PS10, Line 61: 			*fsb = 100;
Please add this, so I can just fix Rangeley acpi.c in 35348.
static const short rangeley_bclk[4] = { 83, 100, 133, 116 };
*fsb = rangeley_bclk[rdmsr(MSR_FSB_FREQ).lo & 3];