10 Dec
2019
10 Dec
'19
2:21 p.m.
Sathya Prakash M R has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/37604 )
Change subject: soc/intel/cannonlake: [TEST-ONLY] Enable Audio DSP OSC qualification for low power idle ......................................................................
Patch Set 3:
The change was tested with below scenarios:
a. runtime soix b. soix attempted via powerd c. soix on future SOF release with WOV enabled. ( internal testing)
All 3 are pass
--
To view, visit https://review.coreboot.org/c/coreboot/+/37604
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I20b793b95483af03ce4ae068ac07864a9e90d39b
Gerrit-Change-Number: 37604
Gerrit-PatchSet: 3
Gerrit-Owner: Aamir Bohra aamir.bohra@intel.com
Gerrit-Reviewer: Aamir Bohra aamir.bohra@intel.com
Gerrit-Reviewer: Furquan Shaikh furquan@google.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: Shelley Chen shchen@google.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Grace Kao grace.kao@intel.com
Gerrit-CC: Kane Chen kane.chen@intel.com
Gerrit-CC: Paul Menzel paulepanter@users.sourceforge.net
Gerrit-CC: Rajat Jain rajatja@google.com
Gerrit-CC: Sathya Prakash M R sathya.prakash.m.r@intel.com
Gerrit-Comment-Date: Tue, 10 Dec 2019 14:21:02 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment